DEPFET active pixel detectors for a future linear e
Abstract-The DEPFET collaboration develops highly granular, ultra-transparent active pixel detectors for high-performance vertex reconstruction at future collider experiments. The characterization of detector prototypes has proven that the key principle, the integration of a first amplification stage in a detector-grade sensor material, can provide a comfortable signal to noise ratio of over 40 for a sensor thickness of 50-75 µm. ASICs have been designed and produced to operate a DEPFET pixel detector with the required read-out speed. A complete detector concept is being developed, including solutions for mechanical support, cooling and services. In this paper the status of DEPFET R & D project is reviewed in the light of the requirements of the vertex detector at a future linear e + e − collider.
Index Terms-DEPFET, active pixel sensor, vertex detector, linear collider.
I. INTRODUCTION
Experiments at a future linear e + e − collider [1] , [2] (LC) requires extremely precise reconstruction of the reaction products to perform precision physics programs to study the electroweak symmetry breaking mechanism and physics beyond the Standard Model. Key figures of merit for the detector performance, such as the jet energy resolution, momentum resolution for charged tracks and the vertexing capabilities of the experiment, must be improved significantly with respect to the state-of-the-art detectors realized in the LHC experiments. A worldwide detector R & D effort is ongoing to fully satisfy the challenging requirements.
Finely segmented solid state detectors are crucial for the reconstruction of the trajectory of charged particles in modern collider experiments. In active pixel detectors the small signal generated when charged particles traverse a thin layer of
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Silicon is amplified in the sensor itself. Over the last decade an international collaboration has developed the DEPFET (Depleted Field Effect Transistor [3] ) concept, where a FET is integrated in the active sensor to amplify the signal. These DEPFET structures present interesting possibilities for a number of applications. The excellent signal to noise (S/N) ratio that can be achieved has led to applications such as spacebased X-ray Astronomy missions and X-ray detection in the European XFEL [4] . It also allows for a strong reduction of the material budget of position-sensitive devices for charged particle detection at collider experiments. The proposal of a DEPFET vertex detector for a future linear e + e − collider [5] , [6] dates back to 2002. The DEPFET collaboration has since shown that finely segmented devices with large in-pixel gain can indeed be constructed and operated. Read-out and control ASICs have been designed and produced, and a novel ladder design with excellent thermo-mechanical properties has been developed. A fully engineered vertex detector design, including all supports and services, is being developed for the Belle II experiment [7] .
Recent descriptions of the DEPFET active pixel detector project are found in References [8] and [9] . The Belle II technical design report [7] provides a very complete description of the DEPFET-based vertex detector of that experiment (see also [10] , [11] ). However, the most recent document reviewing DEPFET progress towards a vertex detector for a linear collider [12] was prepared for the ILC R & D panel in 2007. The present paper aims to fill this gap, reviewing the major milestones of the DEPFET project since then in the light of a linear e + e − collider at the energy frontier. The requirements on an LC vertex detector are briefly summarized in Section II. The DEPFET concept is reviewed in Section III and a ladder design for an LC vertex detector based on DEPFETs is schematically presented in Section IV. The following Sections highlight recent progress in several key areas, such as: sensor production (Section V), ASIC development and performance (Section VI), and power consumption and cooling (Section VII). In Section VIII results from the characterization of prototypes are presented. The results are summarized in Section IX.
II. REQUIREMENTS ON AN LC VERTEX DETECTOR
Detector concept studies for future linear colliders have established a number of challenging performance goals based on the analysis of benchmark channels and an evaluation of the LC environment [2] , [13] , [14] , [15] , [16] .
The first layer of the LC vertex detector must cope with large irreducible backgrounds due to incoherent e + e − pair production. Long bunch trains are envisaged in the ILC Technical Design Report, with 1312 bunches separated by 554 ns 1 . A background hit density of up to 10 hits/cm 2 /µs in the innermost layers of the ILC vertex detector at 15 mm from the interaction point require read out times of 50-100 µs and a highly granular detector [13] , [14] .
The background hit rates scale approximately with the instantaneous luminosity, which is in turn expected to increase proportionally with the center-of-mass energy of the machine. The read-out speed requirements are therefore considerably more relaxed in the early low-energy stage (at 250 − 350 GeV) than in the nominal 500 GeV stage and in the envisaged 1 TeV upgrade. CLIC envisages shorter trains of order 300 bunches with a 0.5 ns spacing. Time stamping of single bunches in this environment requires devices with a read-out speed beyond the current state of the art, a challenge that is not addressed in this Transaction.
The aim for the vertexing capabilities of the LC detectors is often summarized with the following requirement on the impact parameter resolution 2 :
This goal respresent a considerable improvement over vertex detectors built at collider experiments to date; the constant term is better by a factor 2-4 than what was achieved at previous e + e − colliders and at the LHC. Achieving the requirement for the second (material) term is even more challenging; it has to decrease by a factor 6-10 with respect to most previous experiments 3 . Indeed, the requirement in Formula 1 (together with the assumed inner radius of 15 mm) implies that the vertex detector must be built with a strict material budget of order 0.1% of a radiation length per layer, roughly equivalent to 100 µm of Silicon.
To comply with the strict material budget, the detector concepts aim to keep the (average) power consumption below 10 W for the entire vertex detector. With such a low power density (approximately 100 mW/cm 2 ) no active cooling circuits are required. The key to achieve this goal is the bunch structure of the LC machines. The 0.7 ms long bunch trains at the ILC are separated by intervals of 200 ms. In a pulsed power scheme, where the detector power supply follows the machine duty cycle as closely as possible, a reduction of the average power consumption by a factor of (at maximum) 1/275 is possible. The CLIC bunch trains, with a length of just 156 ns, are separated by 20 ms. The detectors must be operated in a strong magnetic field, ranging from 3.5 to 5 Tesla in the different detector concepts. The radiation levels in the innermost part of the tracker volume of an LC detector are relatively low compared to the LHC. The non-ionizing dose is of the order of 10 10 − 10 11 n eq /cm 2 /yr, while the ionizing radiation amounts to less than 1 kGy per year [13] , [2] .
III. THE DEPLETED FIELD EFFECT TRANSISTOR
A brief introduction of the Depleted Field Effect Transistor is presented in the following. For a complete discussion the reader is referred to more detailed descriptions elsewhere [7] , [12] . 2 The value of the material term is increased from 10 µm to 15 µm in the CLIC requirement as a consequence of the increased inner radius. 3 The best material term so far was achieved by the SLD vertex detector
. This CCD based detector had 0.36% of a radiation length per layer. A schematic view of the DEPFET concept is shown in Figure 1 . A Field Effect Transistor (FET) is embedded in detector-grade Silicon. An electric field is set up in the sensor to deplete it of free charge carriers and to ensure fast signal collection with limited diffusion. The signal is collected on the internal gate, an n + implant immediately below the FET, where it modulates the drain current. After read-out the collected signal is removed from the internal gate by applying a voltage pulse to the clear contact.
With this structure a first amplification of the signal is achieved, that allows to reduce the active detector thickness to several tens of microns while maintaining a comfortable S/N ratio for minimum ionizing particles (MIPs). The gain g q = dI drain /dq of this first stage (expressed in units of current per electron) is one of the crucial parameters of the DEPFET.
IV. DEPFET ACTIVE PIXEL DETECTORS
A finely segmented active pixel sensor is achieved by introducing a matrix of very small DEPFET structures on the surface of the sensor. A schematic of a DEPFET ladder for the innermost layer of an LC vertex detector is depicted in Figure 2 . The matrix of pixels is read out in a rolling shutter architecture. Control ASICs located on a narrow balcony that stretches along the length of the ladder address subsequent rows of pixels. Each column composed of approximately 1000 DEPFET pixels is read out by a single channel of a readout chip located at the end of the sensor. As the shutter rolls over the matrix, each row of pixels 4 is switched on in turn. The frame time needed to read out the complete matrix is then given by the depth of the column multiplied by the time required to read out a single pixel. The auxiliary ASICs required to operate and read out the DEPFET sensors are discussed in more detail in Section VI To comply with the very tight material budget the sensor must be thinned and the material in support and services must be reduced to the bare minimum. The all-Silicon concept aims to achieve both by integrating active material, support structures and the high-density interconnect in a self-supporting ladder [17] , [18] . The most important process steps are illustrated in Figure 3 . In the first step the backside implants are placed and the sensor wafer is oxidized. In the second step the sensor wafer is bonded to a thick handle wafer; the sensor is ground to a thickness of 50 µm (75 µm for Belle II). In the third step the DEPFET processing is performed on the front side. Through a final photolithographic step (deep anisotropic etching) windows are opened in the second (support) wafer below the sensitive part of the sensor. The thicker Silicon around the edges of the sensor forms a support frame. A photo of the resulting ladder is shown in the same Figure. The material in the edges is further reduced in the same lithography step by introducing grooves. With the etching technique used complex structures can be produced. A good example is shown in Figure 3 , that presents a scanning electron microscope image of an edge produced with this technique. The all-Silicon ladders have excellent mechanical properties. The all-Silicon mechanical concept is fully self-supporting and requires no external support structure over the length of the ladder. The use of a single material furthermore reduces the mechanical stress due to mismatching of thermal coefficients. Auxiliary detector components such as the control and readout ASICs are integrated onto the sensor using bump-bonding. Power and signal lines are routed on an additional metal layer on the sensor, thus obviating the need for a separate highdensity interconnect cable. A close-up image of part of the high-density interconnections on a Belle II ladder is shown in Figure 4 . The detailed ladder design for an LC vertex detector envisages a contribution to the detector material (averaged over the ladder area) that is equivalent to ∼ 0.15% X 0 /layer. A breakdown of the material among the components with the most important contributions is presented in Figure 5 . The fully engineered Belle II design [7] corresponds to 0.21% X 0 /layer over the active area. The LC budget is reduced primarily by a more aggressive thinning of the sensor. The thickness of the active material, one of the dominant contributions, is reduced from 75 µm to 50 µm (as already achieved in the Belle II prototype production run). The support frame is reduced from 450 µm to 400 µm.
V. SENSOR PRODUCTION
The DEPFET pixel technology contains 25 photolithographic mask steps and nine implantations. The process involves moreover very different technology aggregates like wafer bonding, Silicon-on-Insulator (SOI), double poly Silicon, triple metal (including copper), back side thinning and double sided wafer processing. All processing steps except the SOI production are performed in-house.
Two early sensor production batches have proven the feasibility of small pixels down to 20 × 20 µm 2 . The performance of the ILC prototypes constructed with these sensors is described in several previous publications [19] , [20] .
The more recent Belle II prototype production run ("PXD6") was performed on an SOI wafer and all matrices were thinned to 50 µm. Sensor designs with large pixels (50 × 50 µm 2 and 50 × 75 µm 2 ) for Belle II were added to the mask, as well as further design variations of the pixel layout. The results of a characterization of these sensors are presented in Section VIII.
Based on the results and experiences of "PXD6" prototyping, the production run for Belle II ("PXD9") has started. Apart from some other, minor modifications, the gate and clear-gate dielectrics are reduced to 100 nm, approximately half the thickness used previously, for better radiation hardness 5 . This leads to a reduction of the internal gain, that scales approximately with the square root of the oxide thickness. The performance is partially recovered by modifying other parameters of the FET layout. The gain depends strongly on the gate length (g q ∝ L −3/2 ) and in the longer term a considerable increase of the improvement can be achieved by reducing the gate dimension. A more detailed discussion of the dependence of the gain is left for Section VIII).
VI. CONTROL AND READ-OUT ASICS
Several auxiliary ASICs are required to operate the DEPFET sensor. The most important developments are briefly summarized in this Section.
The SWITCHER control chips select segments of the sensor (pairs of rows or 4-row segments) for read-out. A separate driver supplies the clear pulse of up to 20 V to remove the collected signal from the internal gate after read-out.
Two designs of the SWITCHER versions optimized for Belle II requirements (SWITCHERB18 in 0.18 µm and SWITCHERB in 0.35 µm) have been produced and tested successfully. The radiation hardness of the 0.35 µm design is demonstrated up to 370 kGy. The 0.18 µm version is smaller, allows for faster switching, lower power consumption and is expected to improve the radiation tolerance. It can produce pulses with a maximum swing of 20 V in a voltage range of 50 V. The falling edges under different load conditions of 9 V pulses generated by SWITCHERB18 are presented in Figure 6 . These measurements show that the current SWITCHER chips can drive long lines, up to loads well beyond the requirements of the Belle II and LC vertex detectors.
The drain current signals from 256 columns of pixels are processed and digitized by the DCD (Drain Current Digitizer [22] , [23] , [24] , [25] ) chip. The analog input stage keeps the column line potential constant (necessary to achieve fast readout), compensates for variations in the DEPFET pedestal currents, and amplifies and shapes the signal. The current receivers in the most recent DCD versions are based on transimpedance amplifiers (replacing the regulated cascodes of earlier generations). The analog signal is digitized using two 8-bit current-mode cyclic ADCs with a sampling frequency of 10 MSamples/s. The DCD can be operated in double correlated sampling mode or single sampling mode. The latter is preferred as it allows higher read-out speed.
The DCD is implemented in UMC 0.18 µm CMOS technology using special radiation hard design techniques (e.g. enclosed NMOS gates) in the analog part. The 256-channel DCDB, with an area of 3.2 × 5 mm 2 , is optimized specifically for Belle II requirements. The DCDB chip is fully functional at the nominal 320 MHz. Radiation tolerance of at least 70 kGy has been proven.
The derandomized raw data from the DCD are transmitted to the Data Handling Processors (DHP [26] ) using fast parallel 8-bit digital outputs. This third ASIC, located on the endof-ladder area immediately behind the DCD, performs data processing (pedestal subtraction, common code correction), compression (zero suppression), buffering and fast serialization. It furthermore controls the other read-out ASICs.
The first full-scale DHP prototype was implemented in IBM 90 nm CMOS technology. Communication of the DHP chip with the other ASICs has been successfully tested. Implementation of the next DHP version is foreseen in TSMC 65 nm CMOS technology. In the longer term the DCD and DHP are envisaged to evolve into a single chip.
The analog stage of the DCD is most important for the detector performance. The analog response has been characterized in detail [25] , [27] on the test system of Figure 7 where a DCD2 and SWITCHER are connected to a full-size DEPFET sensor.
The ADC conversion factor is found to be approximately 10.2 LSB/µA, with a slight dependence on the read-out speed and the analog supply voltage, with a channel-to-channel variation of less than 0.2 LSB/µA [27] . In the upper panel of Figure 8 noise measurements for several values of the capacitative load on the input stage are presented. We find a DCD noise of approximately 80 nA for the load of a fulllength DEPFET ladder (about 80 pF). The read-out speed is one of the most challenging requirements of the LC vertex detector. The sequence involved in the read-out of one row in single-sampling mode is illustrated in the lower panel of Figure 8 . The drain current is found to settle approximately 30 ns after the row is activated (indicated as "gate on" in the figure). After the current is sampled the clear pulse is applied. Thus a row rate of approximately 1/100 ns is achieved. Figure 8 clearly shows that there is ample room for improvement. A further increase of the read-out speed, with row rates down to 1/40 ns, requires a number of changes to the design of the read-out ASIC.
To interprete this result in the LC perspective we consider the following layout: the 12.5 cm long inner layer of the ILC VXD is equipped with a DEPFET sensor with read-out ASICs on both ends. Pixels in the center of the sensor are 25 × 25 µm 2 . The pixel size is varied over the length of the sensor, ensuring that charge is shared over a small number of pixels independent of the z-position. The pitch is increased to 50 µm at |z| = ± 1 cm and to 100 µm at |z| = ± 2 cm. With a column depth of 1025 pixels per half-ladder, and two (four) rows sampled in parallel, the envisaged row rate of 1/80 ns implies a read-out time for a complete frame of 40 µs (20 µs).
VII. POWER CONSUMPTION & COOLING CONCEPT
The strict material budget of the LC vertex detector forces a tight control of the power consumption. The DEPFET sensor with rolling shutter read-out are intrinsically well suited to this environment, as its power consumption scales with the number of pixels addressed in parallel (i.e. the number of readout columns), rather than with the number of pixels. In the DEPFET sensor, the signal is collected in the internal gate regardless of the gate voltage supplied to the FET. The FETs only need to be powered during the brief lapse of time when the drain current is read out. Only a small fraction of rows is therefore active at any time during operation. All other pixels are switched off and draw no current. Other sources, such as the leakage current are negligible even after irradiation.
For the layout sketched in Section VI, and assuming 2-fold (4-fold) read-out only 0.2% (0.4%) of pixels are active at any time during operation. The instantaneous power consumption of a half ladder is therefore given by:
where I d is the drain current, V ds is the source-drain voltage, n col the number of columns in the sensor and n the number of rows read out in parallel. The estimate given corresponds to the situation where two rows are read out in parallel. For fourrow read-out the power consumption in the sensor is doubled. The power consumption required to drive the gate and clear lines is dominated by the SWITCHERs that consume 225 mW per active row. The consumption of each active chip is 50 mW and idle chips contribute 10 mW each. With two active rows per half ladder at any time during operation the power consumption is approximately 500 mW per half ladder.
The current consumption of the 256-channel DCD is measured to be 1.3 W. Most power is dissipated in the analog input stage that requires up to ∼ 3 mW/channel to ensure fast readout with good noise performance. The DHP implemented in a 90 nm process is found to consume less than 200 mW. Four DCDs and four DHPs are required to read out a half-ladder, leading to a local power consumption at each end of the ladder of 6 W.
With 8 short and narrow inner ladders in layer 1 and 56 wider and longer outer ladders in layers 2 through 5, the total instantaneous power required to operate a DEPFET vertex detector at the ILC is approximately 1 kW. Note that these results, based on the measured consumption of complete ASICs, are slightly better than the conservative estimate in 2007 [12] .
The LC duty cycle of 1/275 is the key to reduce the average power consumption of the detector further. The power pulsing scheme pursued by most LC detectors is implemented in DEPFET sensors for XFEL, where the DEPFET and the analogue part of the electronics are switched off between bursts. Taking an effective detector duty cycle of 1/100 the average power consumption of the vertex detector can be kept below 10 W.
The DEPFET cooling concept was developed on the basis of a detailed finite element model [28] of the read-out module. For crucial parameters the simulation is cross-checked against measurements on test structures. As the Belle II vertex detector relies on a forced flow of dry and cold gas to reduce the temperature of the center of the ladder, the potential of gas cooling was studied with special care. To predict the temperature in the LC the same model is adapted. . Temperature distribution along a DEFPET ladder referenced to the gas temperature. The power consumption of the different detector components is as described in the text. A factor 1/25 is applied to take into account the power pulsing. The ladder is cooled by a forced flow of 2 m/s of cold gas.
The power consumption of the different detector components is as described above, leading to a total instantaneous power consumption of 600 W. The average power is taken as 1/25 of the instantaneous consumption to account for the impact of pulsed powering. A gas flow of 2 m/s is forced on both sides of the ladder. The expected temperature distribution for the innermost LC ladder is shown in Figure 9 . The end-ofladder with the read-out electronics reaches a temperature 10
• C above that of the cold gas, while the center of the sensor stays within two degrees of the gas temperature.
The understanding of the thermal properties of the ladder is greatly enhanced by measurements on the thermo-mechanical samples shown in Figure 10 . These are mechanically identical to DEPFET all-Silicon ladders, but lack some of the processing steps needed to turn them into fully functional sensors. Small circuits on the relevant positions allow to mimic the power consumption of the ASICs and the sensor. The power dissipated in each circuit can be regulated independently.
Using thermo-mechanical samples a mock-up has been built that represents the first two layers of the vertex detector [29] , [30] . The mock-up is equipped with a system to provide a gas flow of controlled rate, temperature and humidity. Measurements of the temperature distribution with a thermal Capacitative sensors are used to monitor the position of the ladder without distorting the system. Upon application of the gas flow the ladder position is slightly distorted. The maximum deformation is registered at the center of the sensor: the measured r-coordinate changes by 1.1 ± 0.3 µm when the gas flow is switched on. No significant hysteresis is observed; the original ladder position is recovered when the gas flow is switched off. Vibrations introduced by the gas flow are detected by performing position measurements with and without gas flow and taking the difference of the Fast Fourier Transforms of both time series. A clear peak at 400 Hz is observed with an amplitude of 1.2 µm (0.7 µm) for a gas pressure of 10 bar (4 bar). The magnitude of the static and dynamic deformations of 1-2 µm perpendicular to the ladder have a negligible impact on the resolution of the vertex detector.
VIII. CHARACTERIZATION OF PROTOTYPES
The response of DEPFET sensors from the PXD5 and PXD6 production has been characterized in beams of charged particles from accelerators at CERN and DESY [19] , [20] , [32] , [33] . In the following only some highlights from this extensive program are presented.
The first set of measurements is on 450 µm ILC-design sensors with pixel sizes ranging from 20 × 20 µm 2 to 24 × 32 µm 2 . The read-out module for these prototypes relies on the CURO chip [34] , [35] . More recent measurements correspond to thinned PXD6 sensors with DCDB read-out.
The DEPFET drain current distributions due to perpendicularly incident 120 GeV pions from the CERN SPS are shown in Figure 12 and for sensor thinned to 50 µm (lower panel). In both cases the measurement is expressed in pA per micron of active Silicon. The measurements are compared to the prediction for the energy deposition in thin Silicon layers of H. Bichsel [36] . The deposited energy is converted to signal per unit thickness by dividing by the ionization potential of Silicon (3.62 eV) and multiplying by the quantum gain gq of the sensors (340 pA/e − for the 450 µm thick sensor, in good agreement with the result of a calibration with a γ source, and 470 pA/e − for the thin sensor).
"PXD5" sensor and the lower panel to a PXD6 sensor thinned to 50 µm. The signal in adjacent pixels is added using a simple clustering algorithm with a neighbor cut of 2.6 σ. Further details of the analysis can be found in References [37] , [38] . Both measurements are corrected for the gain of the Front End ASICs 6 . To facilitate comparison the results are moreover divided by the sensor thickness.
The observed distributions are in good agreement with the model prediction of H. Bichsel [36] , where only the internal gain of the sensors is left floating. In particular, the model correctly predicts the broader signal distribution observed for the thin sensor: The peak position divided by the Full Width at Half Maximum (FWHM) yields: ∆ p /w = 1.67 for the 50 µm sensor (prediction: 1.61) and ∆ p /w = 3.06 for the 450 µm thick sensor (prediction: 3.13).
The gain of the in-pixel amplification stage depends on the layout of the FET, in particular on the length of the gate L, its width w and the oxide thickness t ox , and on the drainsource current I ds . A simple 2D model predicts the following relation:
Examples of single-pixel gain measurements from Reference [40] , [41] are shown in Figure 13 . The response of the complete matrices is compared to the prediction of the model in Figure 14 . The g q measurements on a large number of smallscale structures [40] , [41] are also drawn. Clearly, the simple 2D model is insufficient to correctly predict the dependence. In particular, the assumption of constant carrier mobility is known to fail for very large drain current. With some caution as to the range of applicability the model provides, however, an adequate set of rules of thumbs. The uniformity of the signal over the area of the sensor has been evaluated as well. In a PXD5 device with approx. 8000 pixels and a 4 µm gate length a gain spread of 5% ± 3% is observed. A more recent device with a 5 µm gate length shows an even more uniform response (random gain spread < 3%), but has a systematic difference of 5% between even and odd rows of the device. The cause of this effect is currently being investigated. Variations at this level have a negligible impact on the overall detector performance.
Charge sharing between adjacent pixels is well understood. For typical operating parameters and perpendicularly incident particles the signal in the thin sensors is contained in an area with a diameter of several tens of microns. In sensors with large pixels (50−75 µm) an extra drift ring is inserted into each pixel to ensure rapid and efficient charge collection. The spatial resolution of DEPFET devices has been studied in detail. Thick DEPFET sensors with an ILC pixel design (thickness × pixel size of 450 × 20 × 20 µm 3 ) approach a 1 µm resolution in both coordinates [42] , [19] , [20] . The thin Belle II design sensors with 50 × 50 × 75 µm 3 pixels yield a spatial resolution of 8 µm [38] for perpendicularly incident tracks, in good agreement with the expected performance. Using an extensive set of beam test results on both types of devices, a detailed model of the DEPFET response has been developed for use in simulations of the overall detector performance. This digitizer model is used to predict the spatial resolution of an LC-design DEPFET sensor with a detector thickness of 50 µm. For comparison to beam test results we consider high-energy charged pions traversing the sensor under a 90 degree incidence angle in the residual distribution of Figure 15 . For a DEPFET device with 20 × 20 µm 2 (25 × 25 µm 2 ) pixels on a 50 µm thick sensor a spatial resolution of 3.5 (4.5) µm is found. In more realistic conditions the performance is expected to be significantly better than that. Most tracks traverse the sensor under an angle and deposit signal in multiple pixels. The large magnetic field moreover causes the charge carriers to drift to the read-out plane under an angle (the Lorentz angle). Charge sharing between neighbouring pixels leads to a significant improvement in the spatial resolution.
IX. SUMMARY
Future colliders require vertex detectors that combine an excellent spatial resolution and challenging read-out speed with a very tight material budget. The Depleted Field Effect Transistor (DEPFET) offers a promising way to address these challenges. A matrix of DEPFETs embedded in a detectorgrade Silicon sensor forms an active pixel sensor with competitive characteristics. A novel thinning concept [43] , [44] , known as the all-Silicon ladder, allows to produce self-supporting ladders with a minimal material budget (∼ 0.15% X 0 /ladder averaged over the ladder area for an LC vertex detector).
The DEPFET collaboration has succesfully produced smallpixel sensors (down to 20 × 20 µm 2 ) and thinned sensors to 50 µm thickness. The design of the Belle II sensors is frozen and the production of sensors for that experiment has been started. The control and read-out ASICs required to operate the sensor have been produced and are found to meet the LC specifications for read-out speed and noise performance.
The power consumption in the DEPFET sensors with rolling shutter read-out scales with the number of pixels read out in parallel. An estimate for a DEPFET vertex detector at the LC, based on the measured consumption of the current generation of read-out and control ASICs, yields an instantaneous power consumption of a kW. Assuming a duty cycle of 1/100 the average consumption corresponds to only 10 W. Finite element simulations and measurements on a mock-up equipped with thermo-mechanical dummy sensors show that a forced flow of cold gas is very effective in removing the heat from the system, while causing negligible deformations of the ladder.
Prototypes based on thin Belle II design sensors equipped with the ASICs to be used in the experiment have been subjected to an extensive test program. The response to minimum ionizing particles matches closely with the expectation. The dependence of the in-pixel gain on the FET design parameters (gate dimensions and oxide thickness) is found to agree approximately with a naive 2D model. These result show that extremely thin DEPFET ladders (down to 50 µm) can achieve a comfortable S/N ratio of over 40. A detailed model of the DEPFET response that provides and adequate description of the signal cluster properties and spatial resolution of the prototypes submitted to beam tests, are used to predict a spatial resolution of 3.5 − 4 µm for perpendicularly incident MIPs on an LC design DEPFET device.
We believe, therefore, that the DEPFET sensor technology can fulfill the requirements for a pixel detector in a future LC experiment.
